![]() |
Available news archives:
comp.lang.tcl
-
comp.lang.python
-
comp.security.firewalls
-
sci.crypt -
comp.lang.php -
comp.lang.javascript
|
|
comp.lang.tcl archiveRe: TK simulation for 2-line LCD panel
From: Jonathan Bromley <jonathan.bromley@doulos.com>
Date: Thu Jun 30 2005 - 14:13:50 CEST
On 29 Jun 2005 16:20:49 -0700, "dwerdna" <dwerdna@yahoo.com> wrote:
>I was after a TK simulation for a common 2-line LCD panel that you
Juan Carlos's link shows how you could make a display. The
Our polar-plot demonstration
Our favourite way to do this stuff is to use VHDL text output
-- Jonathan Bromley, Consultant DOULOS - Developing Design Know-how VHDL, Verilog, SystemC, Perl, Tcl/Tk, Verification, Project Services Doulos Ltd. Church Hatch, 22 Market Place, Ringwood, BH24 1AW, UK Tel: +44 (0)1425 471223 mail:jonathan.bromley@doulos.com Fax: +44 (0)1425 471573 Web: http://www.doulos.com The contents of this message may contain personal views which are not the views of Doulos Ltd., unless specifically stated.Received on Thu Sep 29 14:24:02 2005 |